Verilog Elaborator (RTL) (SNAP-03)   Translates synthesizable RTL to a generic gate level netlist.